This is an FPGA based high-speed analog signal measurement device design.
The number of layers is 6 layers.
Designed in Altium Designer, programmed in Verilog HDL.
It uses RAM, Gigabit Ethernet, Flash...
It contains 1MSPS ADC chips and DAC chips.
It communicates with the desktop app over TCP/IP modbus protocol.