ASIC/IC Design flow: - executable specifications/behavioral model - RTL design and verification with Verilog/VHDL, - CAD setup and configuration, project database - Synthesis/Timing analysis (Synopsys Expertise in DSP and digital communication algorithms. C/C++/Matlab model building and debugging.