Analog / AMS / SRAM / ROM Layout Design
Layout Vs Schematic
Design Rule Checks
Higher/ Lower Technology nodes
CMOS/FinFET experience
Design for Manufacturability, Reliability , Matching
Virtuoso L/ XL
IC Validator
Mentor's Calibre
Electromigration and IR drop
Physical Verification Checks
LEF / GDS delivery