I am an experienced FPGA Design Engineer with 5+ years of experience specializing in Verilog and SystemVerilog. I excel in UVM testbench development and delivering high-quality RTL designs for complex embedded systems. I am passionate about helping clients achieve their FPGA development goals and exceeding expectations.