I have experience in managing verification projects and have strong skills in VHDL and Verilog, Digital design and static timing analysis and FPGA and ASIC timing domain. Have experience in user interface design and automation. Strong in technical customer support, root cause analysis, expert in writing technical requirements . identifying Gaps and provide training and thus improving productivity.