I am Debashis, working in the VLSI domain for the past 4 years. My primary expertise are in VLSI Design and Verification. I have specialized in VLSI during my Masters. I have been involved in projects of designing complex systems using Verilog, System Verilog to be deployed to ASIC and FPGA.