Banner Image

Skills

  • Altera
  • Digital Ic Design
  • Electronics
  • Electronics Hardware Design
  • Embedded
  • Embedded C
  • Embedded C++
  • FPGA
  • Latex
  • MATLAB
  • Python
  • Simulation
  • Tcl
  • Verilog
  • VHDL

Sign up or Log in to see more.

Services

  • Verilog/SV/VHDL RTL coding | FPGA | SoC

    $30/hr Starting at $100 Ongoing

    Dedicated Resource

    Experienced Digital IC Design Engineer and RTL Coding Expert, SoC specialist -ZYNQ-7000-, offering FPGA/ASIC RTL Coding in Verilog, SystemVerilog, and VHDL, with Multilingual Tutoring.  Available Round-the-Clock...

    AlteraDigital Ic DesignElectronicsElectronics Hardware DesignEmbedded

About

Verilog/VHDL RTL Modeling | FPGA | SoC | ASIC | VLSI | Embedded

Digital IC Design RTL Modeling, FPGA & IP/SoC/Embedded Development Engineer.

Offering:
- FPGA/ASIC RTL solutions in (System)Verilog, and VHDL.
- Embedded C Coding.
- Multilingual Tutoring.

-------Your success is my priority-------
Available Round-the-Clock | Flexible Pricing | Prioritizing Service Excellence

My Experience:

I've worked extensively with FPGAs, utilizing various FPGA boards from different vendors such as AMD(Xilinx)/Intel(Altera)/Efinix.
Also experienced in ASIC designs, I've worked with Synopsys tools, with TCL scripts and GUI for DesignCompiler, Formality.

Proficient in documentation using:
- LaTeX: for professional documentation.
- Markdown: for GitHub repos.
- Microsoft Word.

Let's collaborate and bring your project to life.
Reach out to discuss the details, and I'll be here to assist you at any time.

Additional Key Skills:
- STA and CDC.
- Communication protocols such as: UART - SPI - I2C - AXI.
- Programming languages such as: C/C++.
- Knowledge in scripting Language : TCL - Python .

Tools:
VUnit • Vivado IDE • Quartus prime • Efinity IDE • VS Code • Xilinx ISE • ModelSim/QuestaSim • MATLAB • Git/GitHub.