Digital Front-End Designing.
Write RTL in verilog, verification.
Work: Have 8+ years experience in Digital Design.
Education: MSC and BSC of VLSI design
design/architecture development per specification. RTL coding in verilog/SystemVerilog, constraints, STA, verilog based test environment, FPGA validation.