$20/hr
·
Starting at
$25
Ongoing
Digital Front-End Designing.
Write RTL in verilog, verification.
Work: Have 8+ years experience in Digital Design.
Education: MSC and BSC of VLSI design
design/architecture development per specification...
DesignDigital DesignEducationEngineeringFPGA