I have worked with various companies in Pune and Bangalore for 6 years. I have expertise in VHDL and verilog both. I have experience in IP development for memories and JEDEC protocol with ASIC tool chain. I am having good experience in image processing algorithm developments on FPGA and testing the same.