Banner Image

Skills

  • Design
  • FPGA
  • Image Processing
  • Processing
  • Testing
  • Verilog
  • VHDL

Services

  • FPGA/ASIC Design Engineer with 6 yr exp

    $30/hr Starting at $25 Ongoing

    Dedicated Resource

    I have worked with various companies in Pune and Bangalore for 6 years. I have expertise in VHDL and verilog both. I have experience in IP development for memories and JEDEC protocol with ASIC tool chain...

    DesignFPGAImage ProcessingProcessingTesting

About

Expert in VHDL, Verilog , Xilinx

I am working as FPGA design engineer since last 6 years and I have expertise in both verilog and VHDL. I have hands on experience in Xilinx uBlaze. I have worked on image processing algorithm developments and I have fair idea of IP core developments.

Attachments (Click to Preview)

Browse Similar Freelance Experts