I am an intermediate level Verilog programmer. I have finished both my own projects and participated in group projects(such as AES 128 encryption). I have been practicing Verilog for around a year and I am used to understanding the problem and finding a way to approach it via Verilog. I have experience on both behavioral modeling and gate-level modeling.