anovickis

Lake Oswego, Oregon, United States

Yearly Stats: $0 Earned |

Verilog / VHDL

Design review, timing analysis, or design -
Xilinx / Kintex / UltraScale / Virtex / Spartan
Serdes equalization and tuning

$80 / Hour
$80 minimum budget